Lakshmi S - Designing a PLL for the Google/Skywater/Efabless ASIC shuttle

Lakshmi S - Designing a PLL for the Google/Skywater/Efabless ASIC shuttle

Author: Matt Venn March 12, 2021 Duration: 24:31
00:00? introduction
01:04? worked under Kunal Ghosh as an intern: https://www.vlsisystemdesign.com/basi...? 02:18? Questions from Niklas - time it takes, what's frustrating, fun? 05:40? Are the tools ready for mixed signal designs - DRC violations in Caravel. 07:20? Question from Pepijn - what would you need to change to alter the PLL? 08:44? PLL overview 10:00? Lakshmi's design: Frequency divider 12:22? Phase frequency detector 13:32? Charge pump 14:37? Voltage controlled oscillator 16:40? combined designs with Diego Hernando 17:10? putting into the Caravel wrapper, adding space 18:56? Question from Brady - why design an integrated loop filter 20:01? Questions from Top - are there schematics? Process corners and ngspice convergence 22:05? Question from Steven: post silicon testing Lakshmi on Linked.in: https://www.linkedin.com/in/lakshmis96/? Repo: https://github.com/lakshmi-sathi/avsd...

For anyone curious about how the tiny, powerful chips that run our world are actually created, Zero to ASIC Course offers a clear and engaging path through the complex landscape. Hosted by Matt Venn, this podcast demystifies the journey of designing Application-Specific Integrated Circuits (ASICs), breaking down the barriers between abstract concepts and physical silicon. Each episode serves as an informal lesson, weaving together foundational physics, current industry news, and practical engineering insights. You'll hear conversations with practitioners and pioneers who are actively shaping open-source silicon, making a field often shrouded in proprietary secrecy feel accessible and collaborative. This isn't just theoretical; it's about the tools, the challenges, and the community effort to bring custom chip design to more people. By listening to this podcast, you gain a nuanced understanding of semiconductor development, from initial design to final fabrication. The discussions naturally explore the intersection of education, technology, and open-source philosophy, providing context for both newcomers and seasoned engineers looking to stay current. Matt guides the exploration with a focus on real-world application, ensuring that every interview and news segment builds towards a comprehensive, practical knowledge base. Tune in to connect the dots between software, hardware, and the innovative future of computing.
Author: Language: English Episodes: 43

Zero to ASIC Course
Podcast Episodes
Analog ASIC design with digital standard cells! [not-audio_url] [/not-audio_url]

Duration: 439:07:01
For TinyTapeout 3, Harald Pretl made an analog temperature sensor out of digital standard cells. In this interview he explains how he did it.
Jeremy Birch on Tiny Tapeout's static timing analysis [not-audio_url] [/not-audio_url]

Duration: 672:48:21
Jeremy Birch implemented a custom STA timing setup for Tiny Tapeout 3. In this interview we discuss his background, what we needed the check and the results.
September news update: MPW7 & 2, GDS renders, new videos & more! [not-audio_url] [/not-audio_url]

Duration: 4:30
MPW7: https://zerotoasiccourse.com/post/mpw7_submitted/ MPW2: https://groups.google.com/g/skywater-pdk-announce/c/HelusBBUZ20 Efabless Job: https://www.linkedin.com/jobs/view/3293645910/?refId=BA5W4wSSRYOP%2FlHyVfboBw%3D…
July news & Free Silicon Conference 2022 (FSiC22) [not-audio_url] [/not-audio_url]

Duration: 26:29
https://wiki.f-si.org/index.php/FSiC2022 00:00 Intro 01:04 Charles Papon 05:18 Tristan Gingold 09:10 Staf Verhaegen 11:30 Naohiko Shimizu 16:38 Tim Edwards 20:46 Harald Pretl 21:40 Mirjana Videnovic-Misic